Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12409 Discussions

Ext flash connection in top level block diagram

Altera_Forum
Honored Contributor II
911 Views

For Altera Cyclone III (3c120) dev kit, I have the following connection for ext_flash in my verilog top level:- 

 

output [ 24: 0] top_fsa; 

wire [ 24: 0] top_fsa; 

wire [ 25: 0] top_fsa_alignment; 

assign top_fsa = top_fsa_alignment[25 : 1]; 

.flash_tristate_bridge_address (top_fsa_alignment), 

 

Can anyone please tell me how can I do this kind of connection in my block diagram? 

 

My ext_flash in SOPC Builder setting is  

Address Width - 25 

Data Width - 16 

 

Any help would be appreciated. 

 

Thanks 

Carid
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
90 Views

Draw a bus wire from the sopc component port and leave it unconnected. 

Double click it and rename it as: " top_fsa[24..0],dummy " 

Add another bus wire with both sides unconnected and name it top_fsa[24..0], then connect on side to an output pad symbol
Altera_Forum
Honored Contributor II
90 Views

Hi Cris72, thanks. But I wish to clarify your answer. 

Did you mean draw 2 wires using 'Diagonal Bus Tool' and both also named as top_fsa[24..0]? Sorry it doesn't seem very clear to me.
Altera_Forum
Honored Contributor II
90 Views

The orthogonal bus tool is what I meant. 

I attached a picture for your convenience.  

I hope I correctly understood what you want.
Altera_Forum
Honored Contributor II
90 Views

Hi Cris, thanks for your screenshot. But I think it should look like this. I tried and it succeeds.

Reply