FIFODEPTH in Avalon MM Masters

Nios® V/II Embedded Design Suite (EDS)

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

FIFODEPTH in Avalon MM Masters

952 Views

Hi, I was looking on the MM Masters Template documentation to understand whether the FIFODEPTH parameter are expressed as bits, bytes or multiples of the DATAWIDTH/ADDRESSWIDTH.

What I read is:

parameter: FIFODEPTH

range: 4, 8, 16, 32, 64, 128 (default 32)

description: FIFO depth of the internal buffer. You should set this to be at least twice the MAXBURSTCOUNT value so that the master operates at peak efficiency.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.