Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12452 Discussions

FIR Filter on Altera DE2 board

Altera_Forum
Honored Contributor II
769 Views

Hi, 

I'm just beginning to learn programming FPGA. My task is to create a FIR filter on DE2 board. I designed filter in MATLAB program so I have filter coef. 

I trying to create filter with Block Diagram file. What I exactly should use logic elements? (I'm thinking about DFF, lpm_mult, lpm_add_sub). where coef should be stored? 

Maybe some one have created FIR filter, I would be grateful if someone share with me. 

my contacts: viktorazs@gmail.com
0 Kudos
0 Replies
Reply