Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12408 Discussions

FIR by megafunction or write fir by myself?

Altera_Forum
Honored Contributor I
783 Views

Hi, 

I'm new in VHDL, I'm intend to design a filtr typ FIR. I have used Megafunction in Quartus.  

But it supports only 37 taps for each fir. I need about twice taps of that.  

I'm thinking about connect 2 filtrs serial, or design one filtr by myself using Matlab to canculate coeficients and write it in vhdl. 

By your experiments, can you give me some advice, should I write it myself or using 2 megafunction filters. Or any another suggestion. 

Which of those is most optimal for speed, resource...:confused: :confused: :confused: 

 

Thank you!!!
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
80 Views

both FIR Compilers support more than 37 coefficients

Reply