Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12409 Discussions

FPGA-HPS latency question for the experts

Altera_Forum
Honored Contributor II
803 Views

Hi, 

 

i was wandering if you guys can help with the following: 

 

I need to know the latency of the following: 

 

1. from the moment i call some function to transfer 1 byte from bare-metal ARM application to the moment it hits the FPGA fabric... 

 

2. from the moment i write to HPS DDR/ SDRAM using FPGA fabric memory to the moment a bare-metal ARM application see the data.... 

 

it will be great if you guys can help!
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
104 Views

This may not satisfy all of your enquiries, but perhaps some of them - take a look: 

https://rocketboards.org/foswiki/view/projects/datamover
Altera_Forum
Honored Contributor II
104 Views

 

--- Quote Start ---  

This may not satisfy all of your enquiries, but perhaps some of them - take a look: 

https://rocketboards.org/foswiki/view/projects/datamover 

--- Quote End ---  

 

 

thank but i already vised that site /review and the number looks very wired ... 

 

160 ns with 05us jitter?! why the huge jitters? 

Im sure something was done wrong here on the bare metal part, so im looking to find out if someone had actually try that...  

 

Or 

 

maybe tell me from where the jitter come from?
Altera_Forum
Honored Contributor II
104 Views

I am not sure myself... could it be because Cortex A-series is not a real-time processor? Perhaps others have better insight on this...

Reply