Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Failed Executing

Altera_Forum
Honored Contributor II
957 Views

Hi all, 

 

I Quartus Web Edition 10.1, I loaded a project nios FPGA. (Terasic DE1) 

 

only with on-chip memory, the run goes well, 

When I put the sdram, I get: 

 

Failed Executing: [nios2-download '- = USB-Blaster cable on localhost [USB-0]', - device = 1, - instance = 0, - g, - 

 

An exception stack trace is not available. 

 

Using cable "USB-Blaster [USB-0]", device 1, instance 0x00 

Already processor is paused 

Reading System ID at address 0x01009878: verified 

Initializing CPU cache (if present) 

OK 

 

Downloading 00800000 (0%) 

Downloading 008051D0 (98%) 

Downloading 01004000 (99%) 

Downloaded 21KB in 0.3s (70.0KB / s) 

 

Verifying 00800000 (0%) 

Between verify failed address 0x800000 and 0x8050DB 

Leaving target processor paused 

 

jtag my configuration is: 

USB-Blaster [USB-0] 

020B30DD EP2C15/20 

Node 19104600 

Node 0C006E00 

Node 00086E00 

 

can anyone help me? 

Thank you all.
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
77 Views

SDRAM has special clock skew requirements, therefore you can't use the same clock with NIOS. If I remember correctly, the SDRAM clock needs to lead the NIOS clock by 3 ns. 

 

Use a PLL to generate a clock that leads the NIOS clock by 3 ns and use it for the SDRAM.
Altera_Forum
Honored Contributor II
77 Views

I did it but still does not work. 

 

Thank you for answer!
Reply