Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12409 Discussions

Fixed---IDE Make *** *.elf error, but need to be explained

Honored Contributor II

For weeks, I have been working on Intel® MAX® 10 FPGA Development Kit. Everything was Okay. 


Till I add a Uart Rs232, Nios Eclipse IDE shows "Make *** *.elf error". 


The reason is I connect everything for this UART in Qsys except IRQ because I don't need and also want to save some resource( actually I have plenty). 


could anybody explain it?
0 Kudos
0 Replies