Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12453 Discussions

From PIO IP to HPS SDRAM (Cyclone V SE)

Altera_Forum
Honored Contributor II
894 Views

Hello world, 

 

I'm trying to right into the HPS RAM the button position of my atlas-soc / de0-nano-soc. 

Using Qsys (which I'm slowly discovering), I tried to map the buttons to the RAM bus, the issue is in the address bank of the memory bus. 

I run Linux in the HPS with the "mem=800M" parameter, so I want to write the buttons position after the 800M firsts bytes. 

 

Any idea ?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
163 Views

Hi back, 

 

I've tried to continue, my design is now the one attached but it is still not complete. 

 

my goal:Get the button position of the De0-Nano-SoC and put the data into HPS RAM, in the last 200MB. 

 

my questions:How to define the address in RAM where to write the buttons position? 

Where to connect control_port_slave of my dma controller IP? 

 

Thanks ! 

 

Léo :france:
Reply