Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

HPS Timing Warnings

Altera_Forum
Honored Contributor II
807 Views

Hello SOC Specialists,  

 

currently I work on a Cyclone V with HPS. Qsys generates a few sdc-files.  

 

My problem is, ... a lot of constraints are ignored. If I correct the signal names within hps_io_board_...sdc, those warnings disappear. But there are still more warnings.  

 

 

I suppose the signal names in the wrapper file are incorrect. Maybe they should be the same as the signal names generated by QSYS. I will try it the next time I work in the office.  

 

Does anybody know why I get the timing warnings? Is the mistake somewhere else? 

 

With kind regards ...
0 Kudos
0 Replies
Reply