Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12453 Discussions

Help FIFO, external bus connection SOPC

Altera_Forum
Honored Contributor II
731 Views

I am developing a project in which I need to connect a 16-bit bus to a NIOS processor, using a FIFO, I used "on chip FIFO", but do not know how to configure it to be able to have the input of FIFO in the schematic generated by SOPC. 

 

:( 

 

Would be very grateful if you could give me an example of the connection of the FIFO.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
94 Views

You need to export the slave interface of the fifo output port. 

This can be easily done using the external master component that I posted in this thread: 

http://www.alteraforum.com/forum/showthread.php?t=37585
Reply