Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12420 Discussions

Hi everybody, I have a simple project using core Nios ii on qsys to control swicth led on board De2 -115 but when I complie , quartus report about "jdo" port in file nios2_gen_cpu.v .

LKiên
Beginner
331 Views

Warning (12020): Port "jdo" on the entity instantiation of "the_led_nios2_gen2_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16. The extra bits will be ignored.

 

 

I open file nios2_gen_cpu.v but it a asccii file . why it is a verilog file.

Thanks you very much

 

 

0 Kudos
1 Reply
Ahmed_H_Intel1
Employee
217 Views

Can you please share with me a sample screen shoot of the Qsys connections? and how you connected it in the TOP level file?

Yes, the file is in Verilog to be compiled into the top-level for sure.

Regards,

 

Reply