Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12409 Discussions

How can Nios II read an external FIFO as if it was Avalon MM component?

Altera_Forum
Honored Contributor II
1,002 Views

A FIFO shall feed data to the Nios II. As expected, it exposes q, rdreq and empty signals. These can be easily mapped to Avalon ST compatible signals by merely inverting empty signal to generate the Avalon ST valid signal. 

 

Now the question is, what do I do next so the Nios II Master can interface with this FIFO as if it was an Avalon MM slave? Certainly this shall require some sort of conversion between Avalon ST to Avalon MM as if the Nios II master was reading a FIFO inside the Qsys system. 

 

Is this possible?
0 Kudos
0 Replies
Reply