How to Simulate "Top_Level" with several QSYS below?

Nios® V/II Embedded Design Suite (EDS)

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

How to Simulate "Top_Level" with several QSYS below?

961 Views

Hi All,

I have a Top_Level.v design which includes several lower level QSYS generated subsystems. Each QSYS module generated all the simulation modules

as well as the "msim_setup.tcl". I was able to simulate the lower level subsystems but now I want to do it at the Top_Level, for which I created a TB.

I want to reuse the msim_setup.tcl of the lower modules and leave the .libraries where they are and only point to them from the top simulation directory.

I want to minimize editing of the stuff generated by QSYS and simply reuse it all at the top.

Can you guys suggest a directory structure and example of simple scripts that would travers down to each QSYS dir. , compile and then "elab" at the top-

level including the TB?

Thanks :)

Shvitzer

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.