Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12435 Discussions

How to configure the break address for Nios II processor?

Altera_Forum
Honored Contributor II
932 Views

Hello, 

 

I am trying to understand how the "break" instruction does work. Actually, according to the "Nios II Processor Reference Guide", the "break" instruction transfers execution to the break handler whose address is specified in Nios II prameter editor. However, in the Nios II parmaeter editor, I have only found Reset Vector and Exception Vector (in Vectors tab). So, when a break instruction is executed what is the address of the next instruction? Is it the Exception vector offset? 

 

Thanks,
0 Kudos
0 Replies
Reply