Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12435 Discussions

How to handle SCU at runtime on Cortex-A9

Altera_Forum
Honored Contributor II
842 Views

Hi there, 

I'm working on altera cyclone V SoC equipped with a Dual Core Cortex-A9. It runs Linux socfpga 3.13. I'm trying to disable (and enable) the SCU at runtime, but I have a segmantation fault: unable to handle kernel paging requet at virtual address FFFEF1000. 

I think that the conversion from virtual to physical address deny me to access a the SCU Control Register. Obviously, I cannot disable the MMU because I cannot flush caches. 

Can anyone help me? How can I proceed? 

 

Thanks in advance. 

MI
0 Kudos
0 Replies
Reply