Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12435 Discussions

How to make sure SDRAM write transaction is finished?

Honored Contributor II



I'am working with Cyclone V SoC and my custom IP in FPGA writes its data to HPS SDRAM memory. 

The write transactions are made by simple Avalon MM master port through the F2H bridge. 


But I need to be sure those writes are fully completed and the data is actually in memory before interrupting Cortex-A9 for further data processing. 


Can I use avalon bus write response signals for that purpose? 


At which moment the memory controller acknowledges write transactions? 

At the moment it receives write transaction in its input FIFO, or at the moment it completely writes actual data to memory? 


Any advice will be apprrciated.
0 Kudos
0 Replies