Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12409 Discussions

How to pipeline a NIOS II custom instruction?


I have a fixed multi-cycle custom instruction written in Verilog that I've added to my system in Platform Designer. The instruction can be called in C++ and produces the correct output. The instruction is fully pipelined so that the latency is more than one cycle but the throughput is one instruction per cycle. How do I make use of this when calling the instruction as a function in a tight loop in C++? Is there a way to indicate to the system that it has a 1-cycle throughput?

0 Kudos
0 Replies