Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12409 Discussions

How to simulate Nios 2 processor based system correctly

Altera_Forum
Honored Contributor II
748 Views

Hello everyone, 

I am working on Network on Chip. I made one system including Nios II Processor, uart, on-chip memory, and my vhdl file in which nios 2 sends and receive the data. For this system i have to check whether my system works correct or not...  

Now i want some help regarding simulation that I invoke Modelsim Altera from Nios 2 software and compiles the file .tcl file then i want only these signals in wave window (write, write data, read, read data and so on). For this i need wave.do file but i don't know how to make it.... 

Please help me because i have already work on it from one month ago... 

Thanks 

Zeeshan Iqbal
0 Kudos
0 Replies
Reply