Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12435 Discussions

How to use spi interface on EPCQ64 device with Quartus v18.0?

RDuma1
Beginner
501 Views

Hopefully this question isn't too vague but ...

We are switching our FPGA from I believe an EPCS64 Cyclone III (developed using Quartus v11.1) to an EPCQ64 Cyclone 10 device (using Quartus v18.0).  The altera_avalon_spi.c, altera_avalon_spi.h and altera_avalon_spi_regs.h files are no longer available when I build my bsp_10c40 file for the new device so I have many errors on undefined references to things that were defined in those files. What am I supposed to use in their place with the new device and/or new version of Quartus? Thank you in advance.

0 Kudos
1 Reply
JohnT_Intel
Employee
223 Views

Hi,

 

You will need to migrate your IP to Generic Serial Flash Interface (https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-gen-sfi.pdf)

Reply