Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12420 Discussions

How to verify Avalon-MM slave?

Altera_Forum
Honored Contributor II
840 Views

I have written my first Avalon-MM slave component. It shall interface with a Nios II as the master device. 

 

I am a bit lost on how to verify it to make sure that the Nios II shall correctly communicate with it. 

 

I have come across something called BFM, it seems to be a new discipline to use them. I am VHDL-person. 

 

What steps should I take to learn and prepare a testbench to verify this Avalon-MM slave component.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
115 Views

Hi, 

 

Check the link,this may help you to setup test environment for Avalon-MM slave using BFM. see page 53. 

https://www.altera.com.cn/content/dam/altera-www/global/en_us/pdfs/literature/ug/ug-01073-1_0.pdf 

 

Best Regards, 

Anand Raj Shankar 

(This message was posted on behalf of Intel Corporation)
Reply