Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12437 Discussions

I_USB_ULPI_CLK of HPS atom "~GND" must be connected to a top-level pin

Altera_Forum
Honored Contributor II
1,232 Views

Hello! 

 

I'm getting the error that the I_USB_ULPI_CLK port of the "HPS atom" "~GND" needs to be connected to a top-level pin. My problem is ... I can't seem to find this port anywhere in my design to know how to adjust its connectivity. Can anyone tell me what I'm missing? 

 

I'm attaching a picture of the error message, as well as my top-level SOC.v file. 

 

Thanks! 

 

Dan
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
374 Views

Never mind, just found the problem. I had an input of HPS_USB_CLKOUT input that was supposed to be connected to .hps_0_hps_io_hps_io_usb1_inst_CLK, but was not connected, whereas the hps_0_...CLK variable was instead connected to HPS_USB_CLK ... an undeclared variable that wasn't used elsewhere. Quartus assumed that, by the nature of my using it, that it needed to be declared as a wire--one that wasn't connected to anything. 

 

This would have been found by using `default_nettype none, but I had to turn that off because it broke a PLL implementation. Please allow me to suggest and recommend that you test all of your IP with `default_nettype none set. 

 

Thank you, 

 

Dan
Reply