Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12602 Discussions

IDE controller on NiosII

Altera_Forum
Honored Contributor II
‎01-06-2005 06:58 AM
943 Views

Hi, 

 

Im trying to design an IDE controller on the Nios II Stratix Professional Edition board. I have got the vhdl code for it from opencores.org, but now i am having problems implementing it. 

So far i have used interface to user logic to add the vhdl code, and i have used a cpu, sram, cfi_flash , tri state bridge and a jtag_uart , and i have made the pin assignments. is this correct? I assume that the IDE driver that runs the compact flash can be used for this IDE connection as well. 

 

When i connect a hard drive to the IDE pins, it is not detected. Is this a problem with my implementation or is it wrong to use the IDE driver that is used to run the compact flash. 

 

thanks 

 

Deepti
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.