Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12408 Discussions

IS this behaviour of modular sgdma correct ??

Altera_Forum
Honored Contributor I
853 Views

Hello all, 

 

I am attaching the zip file of a .jpeg image that contains snapshot of a burst transactions between two avalon memory buffers via msgdma. 

 

Just see the i) readdata of src buffer and ii) writedata of dst buffer.  

 

settings in msgdma : maximum burst count : 256 

From sdk i am initiating 256 transfers. 

 

one can observe that, msgdma is first reading entire source data first and then only it started writing data into destination. But when i used simple dma , reading and writing data burst transfers happened closely. 

 

I have a doubt on this transfer type of msgdma. If this is the case, i cant waste these many cycles. 

 

regards, 

Anil
0 Kudos
0 Replies
Reply