Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12437 Discussions

Instantiate a Custom Register Map interworking with HPS and PCie Avalon MM

Altera_Forum
Honored Contributor II
832 Views

Hi to all, I've a bunch of registers managed with our internal bus protocol, so we should insert a Avalon MM bridge to translate our protocol .(It is a propietary bus protocol used by our company in several FPGA projects)  

I've a question , the instantiation of this map of registers could be done with instantiation in a custom Qsys IP ?  

Could you give me an example of interfacing HPS with an custom IP in logic (it is a bank of several registers, about 2000 registers with different addresses not contigous), I need an example similar with a bunch of registers. 

Also this interface should be accessed by Hard Pcie Avalon MM. So we have 2 masters that control the registers, the HPS and Pcie , this arbitration is done by Qsys interconnect , of course . 

 

Best Regards
0 Kudos
0 Replies
Reply