Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12455 Discussions

Is there an example design of NIOS II with Remote System Update (RSU) for Arria V?

LZhao1
Partner
321 Views

I build a QSYS of NIOS II and RSU, but when NIOS re-write registers of RSU, FPGA cannot change images. SO if there is an example design?

0 Kudos
3 Replies
BoonBengT_Intel
Moderator
304 Views

Hi @LZhao1,

Thank you for posting in Intel community forum and hope you are doing well. Regarding the question that you have on the references design for RSU, you may refer to the link below:

https://fpgacloud.intel.com/devstore/platform/16.0.0/Standard/remote-system-upgrade-rsu-design-examp...

Please do let us know if there is any clarification that we can help with.

Warm Regards. 

BoonBengT_Intel
Moderator
277 Views

Hi @LZhao1,

Hope this message find you well and good day, as we do not receive any response from you to the previous clarification that we have provided. Please post a response in the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions. 

 

Warm Regards

LZhao1
Partner
268 Views

Hi, 

With your help, we have solved the problem, thanks a lot!

Reply