Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

Linux PTP IEEE 1588

Altera_Forum
Honored Contributor II
4,595 Views

Hii Everyone.., 

 

I designed Ethernet board with Cyclone V(5CSEBA5U19A7N) using ethernet chip(KSZ9031RNX) PHY supported. 

now i want to configure Linux PTP IEEE 1588 in my design. I am using Linux 3.10.31-ltsi angstrom version. 

 

I followed some steps,but i am getting some errors in my serial console. 

1)First I downloaded Linux source code from http://sourceforge.net/projects/linuxptp/files/latest/download

2)I changed my design IP address similar to switch(CM-1600) IP address 

3)I run make clean,make and make install command. 

4)I set hwstamp by using the command hwstamp_ctl -i eth0 -r 1 -t 1. 

5)Finally i run ptp4l -i eth0 -m -s command. 

 

After that command my board receives master clock, but it shows some errors 

/************************************************************************************************* 

root@socfpga:~# ptp4l -i eth0 -m -s 

ptp4l[307.777]: selected /dev/ptp0 as PTP clock 

ptp4l[307.786]: port 1: INITIALIZING to LISTENING on INITIALIZE 

ptp4l[307.787]: port 0: INITIALIZING to LISTENING on INITIALIZE 

ptp4l[307.972]: port 1: new foreign master cc5459.fffe.420540-6 

ptp4l[309.980]: selected best master clock cc5459.fffe.420540 

ptp4l[309.981]: port 1: LISTENING to UNCALIBRATED on RS_SLAVE 

ptp4l[311.172]: timed out while polling for tx timestamp 

ptp4l[311.173]: increasing tx_timestamp_timeout may correct this issue, but it is likely caused by a driver bug 

ptp4l[311.174]: port 1: send delay request failed 

ptp4l[311.174]: port 1: UNCALIBRATED to FAULTY on FAULT_DETECTED (FT_UNSPECIFIED 

 

***************************************************************************************************/ 

I increased that tx_timestamp_timeout.still i m getting this error only. 

 

If anyone knows information and documents or anything related to my query.please help me.I hope someone will helps me to debug this issue. 

 

Thanks & Regards, 

Chethan
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
2,740 Views

I treid ptp through software timestamping..its working... 

command :: ptp4l -S -i eth0 -m -s 

 

But i wants to configure ptp through MAC or PHY... 

if anyone knows this things..plzz help me... 

 

Thanks & Regards, 

Chethan
0 Kudos
Altera_Forum
Honored Contributor II
2,740 Views

 

--- Quote Start ---  

I treid ptp through software timestamping..its working... 

command :: ptp4l -S -i eth0 -m -s 

 

But i wants to configure ptp through MAC or PHY... 

if anyone knows this things..plzz help me... 

 

Thanks & Regards, 

Chethan 

--- Quote End ---  

 

 

 

Chethan, 

 

Did you ever get an answer? I will be in a similar situation trying to get the PTP stack v1.8 working in an Arria 10. Also, where did you get information on the ptp4l command, or other commands for the ptp driver? Thanks! 

 

John
0 Kudos
Reply