MOS transistors, tran, tri1 and pullup in Verilog

Nios® V/II Embedded Design Suite (EDS)

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

MOS transistors, tran, tri1 and pullup in Verilog

2,312 Views

Hi guys.

I am a student and i currently started studying Switch Level Modeling in Verilog. And there are some things, that i don't undestand.

1. MOS transistors are represented as unidirectional gates. Their models are almost similar to bufif elements, rather then to the electrical models of transistors. What are the reasons of using such a poor model? (there is no need of using more complex model, or more complex model can't be implemented in terms of event-driven modeling)

2. What it is the difference between using tri1 net and connecting to the wire a pullup gate? When should i use first and second?

3. What is the difference between wire and connection of 2 elements with tran element?

Thnx

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.