Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Making Qsys Master Component

Altera_Forum
Honored Contributor II
1,591 Views

I was wondering if someone can send me a tutorial that indicates how to make an Avalon memory mapped master component in Qsys. 

 

Thanks,
0 Kudos
8 Replies
Altera_Forum
Honored Contributor II
116 Views

what is your master component? NIOS II ?

Altera_Forum
Honored Contributor II
116 Views

This one you are looking for? 

http://www.mouser.com/pdfdocs/my_first_niosii.pdf
Altera_Forum
Honored Contributor II
116 Views

 

--- Quote Start ---  

This one you are looking for? 

http://www.mouser.com/pdfdocs/my_first_niosii.pdf 

--- Quote End ---  

 

 

Thanks for reply. No, I want to design my own custom master component. I don't want to use NIOS or HPS.
Altera_Forum
Honored Contributor II
116 Views

 

--- Quote Start ---  

what is your master component? NIOS II ? 

--- Quote End ---  

 

 

Thanks for reply. No, I want to design my own custom master component. I don't want to use NIOS or HPS.
Altera_Forum
Honored Contributor II
116 Views

I don't think there is any tutorial. 

 

Altera gives you some example/templates you can follow: https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios... 

 

Beyond that, you're largely on your own. To save yourself some grief, I would recommend familiarizing yourself with the Avalon Verification IP and take the time to construct a good testbench. https://www.altera.com/support/support-resources/design-examples/design-software/simulation/exm-aval... 

 

Depending on what you are trying to accomplish, the Modular SGDMA is another good resource to extend/borrow from: http://www.alterawiki.com/wiki/modular_sgdma
Altera_Forum
Honored Contributor II
116 Views

 

--- Quote Start ---  

Thanks for reply. No, I want to design my own custom master component. I don't want to use NIOS or HPS. 

--- Quote End ---  

Okay.. nothing much you can refer for custom designs., as I aware
Altera_Forum
Honored Contributor II
116 Views

 

--- Quote Start ---  

I don't think there is any tutorial. 

 

Altera gives you some example/templates you can follow: https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios... 

 

Beyond that, you're largely on your own. To save yourself some grief, I would recommend familiarizing yourself with the Avalon Verification IP and take the time to construct a good testbench. https://www.altera.com/support/support-resources/design-examples/design-software/simulation/exm-aval... 

 

Depending on what you are trying to accomplish, the Modular SGDMA is another good resource to extend/borrow from: http://www.alterawiki.com/wiki/modular_sgdma 

--- Quote End ---  

 

 

Thanks, I designed it. Actually it was quite easy.
Altera_Forum
Honored Contributor II
116 Views

 

--- Quote Start ---  

Thanks, I designed it. Actually it was quite easy. 

--- Quote End ---  

 

Hi 

 

can you please help me with creating an avalon memory mapped master component please? 

 

 

ThankYou.
Reply