- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I was wondering if someone can send me a tutorial that indicates how to make an Avalon memory mapped master component in Qsys.
Thanks,Link Copied
8 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
what is your master component? NIOS II ?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- This one you are looking for? http://www.mouser.com/pdfdocs/my_first_niosii.pdf --- Quote End --- Thanks for reply. No, I want to design my own custom master component. I don't want to use NIOS or HPS.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- what is your master component? NIOS II ? --- Quote End --- Thanks for reply. No, I want to design my own custom master component. I don't want to use NIOS or HPS.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I don't think there is any tutorial.
Altera gives you some example/templates you can follow: https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios-ii/exm-avalon-mm.html Beyond that, you're largely on your own. To save yourself some grief, I would recommend familiarizing yourself with the Avalon Verification IP and take the time to construct a good testbench. https://www.altera.com/support/support-resources/design-examples/design-software/simulation/exm-avalon-verification-ip.html Depending on what you are trying to accomplish, the Modular SGDMA is another good resource to extend/borrow from: http://www.alterawiki.com/wiki/modular_sgdma- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- Thanks for reply. No, I want to design my own custom master component. I don't want to use NIOS or HPS. --- Quote End --- Okay.. nothing much you can refer for custom designs., as I aware
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- I don't think there is any tutorial. Altera gives you some example/templates you can follow: https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios-ii/exm-avalon-mm.html Beyond that, you're largely on your own. To save yourself some grief, I would recommend familiarizing yourself with the Avalon Verification IP and take the time to construct a good testbench. https://www.altera.com/support/support-resources/design-examples/design-software/simulation/exm-avalon-verification-ip.html Depending on what you are trying to accomplish, the Modular SGDMA is another good resource to extend/borrow from: http://www.alterawiki.com/wiki/modular_sgdma --- Quote End --- Thanks, I designed it. Actually it was quite easy.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- Thanks, I designed it. Actually it was quite easy. --- Quote End --- Hi can you please help me with creating an avalon memory mapped master component please? ThankYou.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page