Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12454 Discussions

Maximum GPIO Pin Toggling in Bare-Metal DE1-Soc Project

Altera_Forum
Honored Contributor II
947 Views

Hello, 

 

I am using DE1-SoC to start bare-metal programming for dual-core Cortex-A9 ARM hard processor, Cyclone V. 

 

My code is just Toggling a GPIO pin to measure maximum toggling frequency for hps using Altera HWLIB as bellow 

 

while (true) { 

alt_replbits_word(GPIO_addr , 8388608, 8388608); 

alt_replbits_word(GPIO_addr , 8388608, 0); 

 

 

I get 500KHz as maximum GPIO pin toggling frequency. 

 

My questions are: 

 

1- Is this the maximum GPIO toggling frequency or I can increase it to reach more than 10MHz, if yes how can I ? 

2- As I am working with 925MHz Processor It is supposed to get higher toggling frequency, is that true? 

 

 

Regards,
0 Kudos
0 Replies
Reply