Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12419 Discussions

Memory Map with large external RAM

SimonRichter
New Contributor I
342 Views

Hi,

I'm trying to find a valid memory map for a NiosII system with MMU, 2 GB of external RAM and a small bootloader in flash.

As far as I can see, the only physical addresses where I can place the RAM are 0 and 0x80000000, and 0 is the only real choice as kernel memory, where the interrupt and TLB miss vectors should be, must be below 0x20000000.

The reset vector, however, should point to flash, and the debug vector needs to point to the debug memory.

I can see two obvious solutions:

  1. Add a multiplexer that redirects reads from low addresses to the flash controller, and start the bootloader code with a routine that copies everything to RAM, then switches the multiplexer
  2. Add a reset controller that initializes RAM from flash before allowing the CPU to start

Both look like they will need quite a bit of work, so I'm wondering if there is an easier solution I'm missing here.

   Simon

0 Kudos
1 Reply
BoonBengT_Intel
Moderator
233 Views

Hi @SimonRichter,

 

Thank you for posting in Intel community forum, hope this message find you well and apologies for the delayed in response.
Please do let us know if you are still facing the difficulties mention and we would get back to you as soon as possible.

 

Best Wishes
BB

Reply