Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12436 Discussions

Memory Regions and Program sections

Altera_Forum
Honored Contributor II
810 Views

Is there an example of a CS3 ROM type profile type link available in an example? 

 

Basically for my bare metal system, I'm trying to get CS3 to place the initialised data at the end of the text section and copy the data to the final location pre-main at the same time it performs the bss section zeroing in cs3_start_c. The reason for this is I want to setup the MMU using either 16MB super-sections and 1MB sections only to keep the TLB lookups to an absolute minimum, and hence the text and data areas are well separated in memory space. At the moment, the best I have managed with the correct alignment effectively pads the text section to the alignment of the data section and hence I get a huge multi-megabyte image and the data loading is effectively being done as part of the code load.
0 Kudos
0 Replies
Reply