Memory Test Failed when testing SRAM implemented in QSYS

Nios® V/II Embedded Design Suite (EDS)

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

Memory Test Failed when testing SRAM implemented in QSYS

1,084 Views

I am trying to implement an interface for an external SRAM in Qsys. I used a Generic Tri-State Controller connected to a Tri-State Conduit Bridge. I am quite new to FPGAs, so this may not be the correct way to implement the SRAM interface. When I try to test the SRAM using the memory test application on NIOS I receive the error "-Data bus test failed at bit 0x1".

I added a couple of lines to debug and I can see that the Pattern "1" is written to the base address 0x00080000, but when the base address is read the value is "1010101".

My Qsys design is here.http://www.alteraforum.com/forum/attachment.php?attachmentid=9682&stc=1

I would appreciate any help available. Thanks in advance.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.