Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

MicroC-OS II Issue

Altera_Forum
Honored Contributor II
771 Views

Hi, 

 

I am using Altera Stratix FPGA uC-OS-II and Nichestack IP for TCP/IP communication. 

here in a while loop where i am sending and receiving data i want to measure time . 

for that I am putting PC_ElapsedInit(),PC_ElapsedStart(),PC_ElapsedStop() functions.  

but i want to know which header files i have to add for these functions? 

Thanks in advance. 

 

regards: 

sblrde 

0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
84 Views

why not using GPIO and taking measures using a scope? the best way to do it.

Altera_Forum
Honored Contributor II
84 Views

Or add a small avalon slave that counts sys_clk are returns the 32bit count value on reads.

Reply