Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12453 Discussions

Minor bug in altera_hps - alt_fpga_manager.c

Altera_Forum
Honored Contributor II
842 Views

Not sure where the correct place to post fixes are but found this minor issue. Obviously not a problem unless debugging he FPGA loading process. 

 

49c49 

< //# define dprintf(fmt, ...) printf(fmt, __VA_ARGS__) 

--- 

> //#define dprintf(fmt, ...) printf(fmt,# #__VA_ARGS__)
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
147 Views

Thank-you for reporting, I filled a bug report on it. If you spot others can you feed them to Altera using "myAltera" link on this page: https://www.altera.com/support.html (that will speed up the fix)

Reply