Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12452 Discussions

Modelsim simulation error from HLS component.

Honored Contributor II



I have abandoned the HLS component top module design in relation to the post I wrote below. 

Therefore, I decided to design top module with Verilog and manually instantiate the generated HLS IP. 

I created new empty project in Quartus Prime 17.1 standard software and added HLS IP.  

Synthesis was run without error. However, a syntax error occurs in the system Verilog sub module  

of HLS IP in Modelsim-Intel simulator. I know this simulator version doesn't support mixed language simulation. 

Until now, I added -ghdl option to build.bat and could just check with wlf.  

Is there any method to simulate in case of me?
0 Kudos
0 Replies