Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12452 Discussions

Modify SDRAM Controller Cyclone ii - DE1

Altera_Forum
Honored Contributor II
1,022 Views

Hi, 

I generated a SDRAM Controller using the guide "Using the SDRAM on Altera’s 

DE1 Board with VHDL Designs". This guide illustrate how to create a SDRAM Controller using SOPC builder in Quartus II. 

 

It working properly but I need to generate from myself addresses where controller must write/read... 

 

So, how can I modify the controller?I'd like modify se controller using SOPC because i easier than using code... 

 

Any suggestion? 

Thank you 

 

Paolo
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
103 Views

Use DMA for this task.

Altera_Forum
Honored Contributor II
103 Views

Thanks for your response. 

Is there any guide how to implement DMA with SDRAM using SOPC? 

 

Paolo
Altera_Forum
Honored Contributor II
103 Views

Yes, the are plenty. Use altera wiki and tforum search.

Altera_Forum
Honored Contributor II
103 Views

I searched in the forum and using altera wiki but nothing found. 

Please, can you indicate me some link? 

Thank you 

 

Paolo
Reply