Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

NIOS Avalon MM interface

AGaru1
Beginner
524 Views

Hi, i need to know if NIOS Avalon MM interface supports Burst transfers and what the max burstcount is. Thank you!

0 Kudos
2 Replies
Isaac_V_Intel
Employee
496 Views

Hello Antonio,

 

It is correct, NIOS Avalon MM Interface supports Burst transfer, also I'm going to attach a link [1] where you can find more information about it. At the section 3.5.5, page 30.

 

About the max burst count "For width of burstcount, the maximum burst length is 2(-1).The minimum legal burst length is one"

 

[1]. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_avalon_spec.pdf

 

Best regards

Isaac Vazquez.

0 Kudos
Isaac_V_Intel
Employee
496 Views

Hello Antonio,

 

Did this info works for you?

 

Best regards.

Isaac.

0 Kudos
Reply