Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

NIOS Avalon MM interface

AGaru1
Beginner
175 Views

Hi, i need to know if NIOS Avalon MM interface supports Burst transfers and what the max burstcount is. Thank you!

0 Kudos
2 Replies
Isaac_V_Intel
Employee
147 Views

Hello Antonio,

 

It is correct, NIOS Avalon MM Interface supports Burst transfer, also I'm going to attach a link [1] where you can find more information about it. At the section 3.5.5, page 30.

 

About the max burst count "For width of burstcount, the maximum burst length is 2(-1).The minimum legal burst length is one"

 

[1]. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_avalon_spec.pdf

 

Best regards

Isaac Vazquez.

Isaac_V_Intel
Employee
147 Views

Hello Antonio,

 

Did this info works for you?

 

Best regards.

Isaac.

Reply