Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12410 Discussions

NIOS GPIO and Metastability question

Altera_Forum
Honored Contributor II
853 Views

Hi everyone! 

 

Just a simple confirmation. 

We had implemented an NIOS project with some GPIOs (the ones provided in QSYS) 

The interfaces are asynchronous respect to the internal clock domain. 

 

I assume initially that the input IPs for the NIOS had a double flipflop but looking at the RTL netlist I notice that there is combinatorial logic already at the input or after the first flip flop. :-/ 

 

So the NIOS GPIO is done basically for syncronous interfaces with the NIOS Clock and i case of asyncronous it is expect that the desinger manage the resampling for metastability outside? 

 

Is my assumption correct? 

 

thanks in advance 

Ale
0 Kudos
0 Replies
Reply