Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Altera_Forum
Honored Contributor I
793 Views

NIOS II Processing Getting Reset with SDRAM

I have developed a hardware design with Nios II processor using the DE0 board with Quartus v12. I am using a cpu, a sys clk timer, an interval timer, jtag uart, system id, sdram and pios. . When I run the nios program in C with SDRAM, it gets reset periodically after every 3.64 s (approx). I do not encounter this problem without SDRAM. Is there any setting that I need to change in order to prevent this?

0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
82 Views

Either your software has a bug, or your hardware has a bug. Assuming you didn't add a watchdog, theres no "feature" anywhere that is going to reset your system periodically.  

 

The hardware bug would be in the area of the SDRAM and is easiest to test, simply by adding the Avalon-MM Traffic Generator and BIST Engine and let it run for a bit.
Reply