Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12435 Discussions

NIOS II Project build for STARTIX V ALTERA board

Honored Contributor II

Hi all, 

I am using Altera stratix V Fpga. I have developed my .rbf file with the basic peripherals. and created .sopcinfo file for NIOS-II software development. When i entered the .sopcinfo its showing the cpu name as nios2_gen2_0, when I go for example Hello world, when I try for finish with BSP template. its giving me an error as .bsp canot be created. Please any one let me know whats the error for creating BSP flie. please find the attached error msg image. 


thanks in advance. 



0 Kudos
0 Replies