Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12469 Discussions

NIOS II hard fault due to pulse interrupt

CLope30
Beginner
597 Views

Hi,

 

I have a NIOS II system and I was sending a pulse interrupt (of 16 clock cycles). The NIOS was going to an exception handler instead of the ISR. I changed the pulse to a level signal and added a clear signal controlled by a PIO bit and now the ISR is executed.

 

The question is, why the hard fault? I would expect that the NIOS would miss the pulse and do nothing.

 

Regards,

Carlos

0 Kudos
2 Replies
RInfo1
Beginner
205 Views

Also waiting for answer.

Recliner Info

Ahmed_H_Intel1
Employee
205 Views
Hi, The interrupt will push the NIOS II to go to the exception handler and usual. Please check the following document for more info. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/nios2/n2sw_nii52006.pdf Regards,
Reply