Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

NIOS II reset

Altera_Forum
Honored Contributor II
1,591 Views

Hi, 

 

I am connecting the board reset to the NIOS II reset input in the qsys design. The reset vector address is set to the onchip memory. I use the eclipse tool to download my software application. On board reset I see that the application does not execute again. I will have to download the application again to get it working whereas there is no need to program the .sof file on reset. What is the reset requirement of the NIOS II processor. How can I fix this issue. 

 

Thanks & Regards 

Bhavya K
0 Kudos
7 Replies
Altera_Forum
Honored Contributor II
127 Views

Is the same board reset connected to the onchip memory as well?

Altera_Forum
Honored Contributor II
127 Views

Hi, 

 

Yes the same reset is used for the onchip memory as well.
Altera_Forum
Honored Contributor II
127 Views

Can you attach your Qsys system?

Altera_Forum
Honored Contributor II
127 Views

It is quite a big system now, so there are many things in the qsys system. You can have a look

Altera_Forum
Honored Contributor II
127 Views

Also you will need to connect the jtag_debug_module_reset to all Nios peripherals including onchip-memory.

Altera_Forum
Honored Contributor II
127 Views

So you mean to say everything controlled by NIOS should have the jtag_debug_module_reset connected to it?

Altera_Forum
Honored Contributor II
127 Views

Yes. It is recommended to connect the same reset sources to Nios and its peripheral to ensure that they get reset at the same time.

Reply