Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

NIOS Nested Interrupts

Altera_Forum
Honored Contributor II
1,049 Views

Morning All, 

I was wondering if anybody could point me to some example/reference designs using nested interrupts with the NIOS. What documentation I've read said there may be ways to do it using an external interrupt controller (I'm using the Altera supplied VIC), but I have been unable to figure it out yet. 

 

Basically, I want my 1 ms timer interrupt (which has the highest assigned priority on the VIC) callback function to always run - regardless of whether another interrupt is currently being serviced. 

 

Can anybody provide some pointers (pun not intended) or examples to help me accomplish this? 

 

Thank you
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
259 Views

The "exception handling (https://www.altera.com/ja_jp/pdfs/literature/hb/nios2/n2sw_nii52006.pdf)" chapter of the "Nios II Software Developer’s Handbook" covers this very thoroughly. This doc also refers to the "Vectored Interrupt Controller Core" chapter of the "embedded peripherals ip user guide (https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/ug/ug_embedded_ip.pdf)", which has further guidance. 

 

If you've not found these two docs then you now have them. They cover the behaviour of Nios' interrupt system very thoroughly and have various examples - some more helpful than others. 

 

Hope they help. 

 

Cheers, 

Alex
Reply