Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12435 Discussions

NIOS: Simulating the JTAG UART

Altera_Forum
Honored Contributor II
838 Views

I would like to simulate the "Hello World" project. 

 

Is there a way to get the simulation model for the JTAT UART to simply display its data and NOT back up and cause processing to stop? 

 

Rod
0 Kudos
0 Replies
Reply