Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12455 Discussions

Nios II dual core lock step mode

DrTomFlint
Beginner
440 Views

Working on an automotive application that requires functional safety (ASIL-D) that will run on a Max10 device.  Many of the Max10 top-level documents indicate there is a "dual core lockstep mode" but I am not able to find any documents, tutorials, or other reference material to support this mode.

Can anyone confirm that "dual core lockstep" actually exists?  

Does anyone have links that could help me setup this mode?

Best regards,

-Tom Flint

 

 

0 Kudos
3 Replies
EricMunYew_C_Intel
Moderator
395 Views

Hi, Tom


There is dual Nios lockstep available.


Do you already have the Lockstep IP ? It is available to you if you have purchased the FSDP (functional safety data pack).





DrTomFlint
Beginner
385 Views

Six Weeks?

I ask this question and it takes SIX WEEKS for intel to say, "it exists, we hide it in the functional data safety package, that will be 5000 bucks please".

Moving at internet speed I see.

 

EricMunYew_C_Intel
Moderator
391 Views

Hi, Tom


You can find more info about Intel dual Nios II lockstep at: https://www.intel.com/content/www/us/en/industrial-automation/programmable/applications/automation/f...


Reply