Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12409 Discussions

Nios II megafunction IP on QSYS

Altera_Forum
Honored Contributor II
968 Views

Hello, 

 

I've successfully implemented my first Nios II program both synthesis and code simulation through Modelsim. The design was quite simple and the procedure straightforward. The testbench was automatically generated by QSYS and I was able to perform the simulation in eclipse with modelsim (no board available at the moment). Now I wanted to insert one of Altera's megafunction IP blocks like LPM _ADDER to QSYS and let the QSYS generate the testbench for Modelsim as before. I tried to join the two blocks (Nios and LPM_ADDER) for example in schematic editor, the design was synthesized successfully but I was unable to perform simulation cause my simulation model consisted only with the Nios model and not LPM_ADDER as I was expected. I know that there is a possibility to create a new component in QSYS by inserting HDL code and then connect this component through PIO in Nios II, but is there another way to do that and what happens when you want to insert the existing IP blocks in Quartus? My main concern as I said is the final simulation in Modelsim through Eclipse.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
109 Views

After some investigation I discovered how to do that. I just write it down to serve as a future reference. More details can be found here 

 

http://www.alterawiki.com/wiki/simulating_designs_with_lower-level_qsys_systems  

 

Its not a straightforward approach but works.
Reply