Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12408 Discussions

Nios2 Crashes when SDRAM is shared

Altera_Forum
Honored Contributor I
754 Views

Hi, 

 

I'm sharing my SDRAM between a Nios2 processor and a Avalon MM Master Writer that is performing write operation on the SDRAM. 

 

The Nios2 processor is working fine until I perform a write operation which causes the processor to stop working (no more instruction seems to be performed any more). 

 

How can I make it work ? 

 

Thanks, 

Nemesys
0 Kudos
3 Replies
Altera_Forum
Honored Contributor I
87 Views

At a guess your Avalon master is buggy - maybe not detecting the end of the write (or something) and locking the other masters out of the SDRAM. 

signaltap might be informative.
Altera_Forum
Honored Contributor I
87 Views

The Avalon MM Master Writer is an implementation of the Avalon MM template from Altera.

Altera_Forum
Honored Contributor I
87 Views

I figured I was writing in outside the SDRAM address map. Now it works properly.

Reply