Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12452 Discussions

NiosII JTAG Debug - Hardware Triggers

Altera_Forum
Honored Contributor II
891 Views

Hi! 

 

In Altera's document "n2cpu_nii5v1.pdf", under JTAG Debug Module, there is section called "Hardware Triggers", page 2-21. 

 

Question 1) 

Can this feature be used for detecting if value on specific memory address is changed to some other specific value? (In doc. is mentioned that Trigger conditions on the same bus can be logically ANDed, so probably answer is yes but I need confirmation). 

 

Question 2) 

How to use this feature? Standard "watch" command from gdb can only monitor if there is read, write or read/write access to some specific memory address.. 

 

Thx!
0 Kudos
0 Replies
Reply