Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Niosll vga output

Altera_Forum
Honored Contributor I
807 Views

Hi all,  

 

I am designing a Nios ll classic processor based SOC for DE2-115 , when i studied its .v (soc instantiation) file i noticed that vga controller out ports i.e  

 

output wire [7:0] vga_controller_ext_R, // .R 

output wire [7:0] vga_controller_ext_G, // .G 

output wire [7:0] vga_controller_ext_B // .B 

); 

 

are all 8-bit ???? this is wrong it should be 10-bit as per DE2-115 vga DACs . 

 

i used the Altera UP IPs for creating all components in Quartus prime ver 16.0 . 

 

And i dont see any option to change the width of RGB output on vga controller ??? 

 

Any one any idea whats wrong here ???  

 

Regards
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
82 Views

Hi, 

 

Yes,ADV7123 is 10 Bits.And it can't be configured has 10 bit in present hardware. 

It is used as 8-bit,That is DAC two LSB pins of R,G & B are grounded which shifts DAC offset. 

Refer the schematic. 

 

If you want to have R,G & B lower width than 8-bit you can achieve it by making lower LSB to logic 0 in your logic. 

 

Let me know if this has helped resolve the issue you are facing or if you need any further assistance. 

 

Best Regards, 

Anand Raj Shankar 

(This message was posted on behalf of Intel Corporation)
Reply